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 This paper presents hardware realization of an addition of two digital signals 
based on Walsh transforms and inverse Walsh transforms targeted to the 
Xilinx FPGA Spartan 3 board. The realization utilizes Walsh Transform to 
convert the input data to the frequency domain and the inverse Walsh 
transform to reconvert the data from the frequency domain. The designed 
system is capable of performing addition, subtraction, multiplication and 
Arbitrary Waveform Generation (AWG). However, in the present work, the 
hardware realization of addition only has been demonstrated. The Clock 
frequency for realization into the board is supplied by an external function 
generator. Output results are captured using a logic analyzer. Input data to 
the board (system) is passed manually through the available slide switches 
on-board.
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1. INTRODUCTION 
The simplicity operations of Walsh transforms attracted many scientists to develop, use, apply and 
even combine it with other transform’s models. Historically, the fundamental theory of Walsh transforms has 
been proposed since long time ago [1-3]. Several novel designs of how to realize Walsh transforms have been 
introduced in the last several decades.  
In 1976, Fino and Algazi proposed how to achieve Walsh transform using addition and subtraction 
technique [4]. The idea attracted many researchers for hardware realization of Walsh transforms. However, 
the method required addition and subtraction of samples in word level. Later, a method of the bit level 
systolic array is developed to increase the speed [5]. Then, Nayak and Meher proposed a fully pipelined two-
dimensional (2D) bit-level systolic architecture to achieve a more efficient implementation [6]. 
Amira et al. proposed a new way of implementing Walsh transforms in years 2000 and 2001 based 
on Hadamard matrices called Fast Hadamard Transform (FHT) [7-9]. A more intense research has been 
carried out during last decade. For example, a method of how to generate Walsh functions in four different 
orderings has been introduced [10]. Later, Chandrasekaran proposed power analysis of Walsh transforms 
[11]. Then, a technique of efficient architecture of Walsh transforms was developed in 2008 [12] besides 
many other designs that has been published. 
The concept of application of Walsh transforms for addition and multiplication of two digital signals 
was described earlier [13-14]. A more intensive works on this also has been published. Most of the 
researchers and scientists focus on developing Walsh transforms only. However, even less, a technique of 
inverting Walsh transforms is also have been developed [15-16]. 
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The simplicity of Walsh transforms, combines with the powerfully of Fourier transforms result in a 
more efficient transform algorithm was available [17-19]. A method of calculating both DFT and WHT is 
developed through the factorization of intermediate transform T by Bousasakta and Holt [17]. An efficient 
algorithm which combines the calculation of DFT and WHT was also introduced. The technique is based on 
the development of radix-4 fast Walsh Hadamard Transform (FWHT) [18]. Another efficient method of 
calculating both DFT and WHT using radix-2 was published [19]. The new idea that utilizes Rademacher 
functions for generating Discrete Fourier Transforms (DFT) has been carried out [20-21]. This works proved 
a strong link between DFT and WHT since both of them can be generated by applying the product of 
Rademacher functions. 
In the present work, we use Walsh transforms for hardware realization of the addition of two digital 
signals targeted to Xilinx Spartan 3 board. The rest of the paper is organized as follows. Section 2 deals with 
the brief theory of Walsh ordering. Section 3 covers system design concept, Section 4 deals with hardware 
realization. Section 5 presents significant conclusions. 
 
 
2. WALSH ORDERING 
Walsh transforms is a unique transforms model; the coefficient may be ordered in different series. 
There are about four well-known orderings which are sequency (Walsh), dyadic (Paley), natural (Hadamard) 
and logic [1]. The original Walsh functions that are used to generate Walsh transforms are ordered in 
sequency. Meanwhile, Hadamard ordering is often created based on Hadamard matrices. Then, Paley 
ordering can be produced by applying bit reversal of the Hadamard ordering. The last ordering model is more 
convenient when it is generated based on the component-wise product of Rademacher functions [22]. Logic 
ordering model orders the coefficients in the increasing number of components of Rademacher functions. 
Table 1 shows four different Walsh ordering for m=3 Rademacher functions for a total w=2m=8 
possible of discrete Walsh functions [1]. 
 
 
Table 1. Orderings of Walsh Functions Represented as Product of Rademacher Functions 
Ordering 
w Walsh Paley Hadamard Logic 
0 R0 R0 R0 R0 
1 R1 R1 R3 R1 
2 R1 R2 R2 R2 R2 
3 R2 R2 R3 R2 R3 R3 
4 R2 R3 R3 R1 R1 R2 
5 R1 R2 R3 R1 R3 R1 R3 R1 R3 
6 R1 R3 R2 R3 R1 R2 R2 R3 
7 R3 R1 R2 R3 R1 R2 R3 R1 R2 R3 
 
 
3. SYSTEM DESIGN (ADDITION) 
The design of an integrated system covering addition, subtraction, multiplication and AWG has 
been presented earlier [13-16]. However, the design requires a very significant hardware and hence it needs 
quite expensive FPGAs. Also, only addition of two digital signals is desired. Thus the system is redesigned to 
offer hardware realization of addition only. This design can easily be accommodated in the simplest and 
cheapest FPGA board – the Spartan 3 board. Thus a highly economical system is made available.  
Figure 1 views design of integrated system for transform lengths N=4 and input word lengths WI=4. 
Choice and Ordering are used to select the suitable processes and Walsh orderings respectively. Signal Enter 
is used to pass the input signals X and G. 
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